

# Machine Learning Systems

Build scalable ML systems through end-to-end optimization across algorithms, system software, and hardware

Li Shang  
lishang@fudan.edu.cn



AI Infra



Wearables





Humanoid Robots

# Machine Learning Systems



Robotaxi

# Mission Statement



# Acknowledgement

Machine learning systems is a broad and rapidly evolving field. The course material has been developed using a broad spectrum of resources, including research papers, lecture slides, blog posts, research talks, tutorial videos, and other materials shared by the research community.

Part of the course material was created by LLM itself.

More importantly, for each and every of us, LLM shall be heavily involved in daily learning.

Why is computer system design challenging?

*–Tom Jerry*

Lesson 0: Good system design starts with predicting the future workload.

*–Tom Jerry*

Lesson 1: Machine intelligence is about learning compact representations in high-dimensional space

*–Tom Jerry*

Intelligence requires mapping this raw data into structured feature spaces where meaningful patterns emerge.

## **1. Why High-Dimensional?**

- **Raw Data is High-Dimensional**
  - Images: millions of pixels
  - Speech: long waveforms
  - Language: billions of tokens

Intelligence requires mapping this raw data into structured feature spaces where meaningful patterns emerge.

## 2. Representation Learning as Dimensional Geometry

- A learned representation is a **point in high-dimensional space**:

$$f_{\theta} : \mathbb{R}^n \rightarrow \mathbb{R}^d, \quad d \ll n$$

- Geometry encodes semantics:
  - **Closeness** = similarity (word embeddings: "king – man + woman  $\approx$  queen")
  - **Directions** = latent factors (sentiment, object orientation)
  - **Clusters** = categories

Intelligence requires mapping this raw data into structured feature spaces where meaningful patterns emerge.

### **3. Examples**

- **Vision (CNNs):** filters project images into a space where dogs are close to dogs, cars to cars.
- **Language (Transformers):** contextual embeddings capture syntax/semantics in a hidden high-dimensional manifold.
- **Reinforcement Learning:** states and actions mapped into latent embeddings for generalization across environments.

Intelligence requires mapping this raw data into structured feature spaces where meaningful patterns emerge.

#### **4. Why High-Dimensional Spaces Work**

- **Concentration of Measure:** In high dimensions, distances behave differently — making separation easier for learning.
- **Expressivity:** More degrees of freedom allow encoding complex concepts.
- **Linear Separability:** High-dimensional embeddings often turn nonlinear problems in raw space into linearly separable problems.

# Intuition

## ◆ Step 1. Semantic subspace projection

- Suppose you have embeddings  $x \in \mathbb{R}^d$ .
- A **semantic category** (say *gender*, *tense*, or *sentiment*) can be modeled as a **linear subspace**  $U \subset \mathbb{R}^d$ .
- Mathematically, you can project a vector onto that subspace:

$$x_U = P_U x = U(U^\top U)^{-1}U^\top x$$

where  $U$  is a basis spanning the semantic subspace.

- This isolates the “component” of the embedding that reflects the category.

# Intuition

## ◆ Step 2. Measuring relationships

- Once vectors are projected into the subspace, their **relative similarity** is measured (often by cosine similarity):

$$\cos(x_U, y_U) = \frac{x_U \cdot y_U}{\|x_U\| \|y_U\|}$$

- This gives a **category-specific similarity metric** — two features might be globally different, but close *with respect to* a chosen semantic category.

### ◆ Step 1: The Problem We Want to Solve

We want to project a vector  $x \in \mathbb{R}^d$  onto the subspace spanned by the columns of  $U \in \mathbb{R}^{d \times k}$ .

That means we want to find some vector  $x_U \in \mathbb{R}^d$  such that:

1.  $x_U$  lies in the span of  $U$  (so  $x_U = Uc$  for some coefficients  $c$ ).
2. The error  $x - x_U$  is orthogonal to the subspace.

### ◆ Step 2: Solve for the coefficients

We set  $x_U = Uc$ , where  $c \in \mathbb{R}^k$ .

Orthogonality condition:

$$U^T(x - Uc) = 0$$

Expanding:

$$U^T x = U^T Uc$$

This is a linear system for the coefficients  $c$ .

### ◆ Step 3: Solve the linear system

If the columns of  $U$  are linearly independent, then  $U^T U$  is invertible.

So:

$$c = (U^T U)^{-1} U^T x$$

### ◆ Step 4: Plug back into $x_U = Uc$

$$x_U = U((U^T U)^{-1} U^T x)$$

Or equivalently:

$$x_U = \underbrace{U(U^T U)^{-1} U^T}_{P_U} x$$

The reconstruction error becomes:

$$\|x - UU^T x\|_2^2 = \|x\|_2^2 - \|U^T x\|_2^2$$

So minimizing residual is equivalent to:

$$\max_{U^T U = I_k} \frac{1}{n} \sum_{i=1}^n \|U^T x_i\|_2^2$$

Define the data covariance:

$$\Sigma = \frac{1}{n} \sum_{i=1}^n x_i x_i^T$$

Then:

$$\frac{1}{n} \sum_{i=1}^n \|U^T x_i\|_2^2 = \text{Tr}(U^T \Sigma U)$$

So the learning problem becomes:

$$\max_{U^T U = I_k} \text{Tr}(U^T \Sigma U)$$

## Theorem (PCA optimality)

Let  $\lambda_1 \geq \lambda_2 \geq \dots \geq \lambda_d$  be eigenvalues of  $\Sigma$ , with corresponding eigenvectors  $v_1, \dots, v_d$ .

Then the solution to

$$\max_{U^T U = I_k} \text{Tr}(U^T \Sigma U)$$

is:

$$U^* = [v_1, \dots, v_k]$$

and the minimum reconstruction error is:

$$\sum_{j=k+1}^d \lambda_j$$

If  $U = [u_1, \dots, u_k]$  with orthonormal columns, then:

$$\text{Tr}(U^T \Sigma U) = \sum_{j=1}^k u_j^T \Sigma u_j.$$

Each term:

- is variance along direction  $u_j$

So PCA becomes:

Choose  $k$  directions that capture as much variance as possible.

For any vector  $z$ ,  
 $\|z\|_2^2 = z^T z$ .

Apply this to  $z = U^T x_i$ :

$$\|U^T x_i\|_2^2 = (U^T x_i)^T (U^T x_i).$$

Now use  $(AB)^T = B^T A^T$ :

$$(U^T x_i)^T = x_i^T U.$$

So:

$$\|U^T x_i\|_2^2 = x_i^T U U^T x_i.$$

For any scalar  $a$ ,  
 $\text{Tr}(a) = a$ .

So:

$$x_i^T U U^T x_i = \text{Tr}(x_i^T U U^T x_i).$$

Now use **cyclic invariance of trace**:

$$\text{Tr}(ABC) = \text{Tr}(BCA) = \text{Tr}(CAB).$$

Rearrange:

$$\text{Tr}(x_i^T U U^T x_i) = \text{Tr}(U^T x_i x_i^T U).$$

This is the crucial step.

By definition,

$$\Sigma = \frac{1}{n} \sum_{i=1}^n x_i x_i^T.$$

Substitute:

$$\frac{1}{n} \sum_{i=1}^n \|U^T x_i\|_2^2 = \text{Tr}(U^T \Sigma U)$$

That's the identity.

Lesson 2: Tensor operation is the primary workload.

*–Tom Jerry*

$$\begin{bmatrix} b_{0,0} & b_{0,1} & \cdots & b_{0,n-1} \\ b_{1,0} & b_{1,1} & \cdots & b_{1,n-1} \\ \vdots & \vdots & \ddots & \vdots \\ b_{n-1,0} & b_{n-1,1} & \cdots & b_{n-1,n-1} \end{bmatrix}$$

$$\begin{bmatrix} a_{0,0} & a_{0,1} & \cdots & a_{0,n-1} \\ a_{1,0} & a_{1,1} & \cdots & a_{1,n-1} \\ \vdots & \vdots & \ddots & \vdots \\ a_{n-1,0} & a_{n-1,1} & \cdots & a_{n-1,n-1} \end{bmatrix}$$

$$\begin{bmatrix} \\ \\ \\ \\ \end{bmatrix}$$

$d = 2048$  (hidden dimension),  $N = 24$  (layers),  $V = 50,000$  (vocab size),  
 $B = 8$  (batch size),  $L = 1024$  (sequence length),  $h = 16$  (attention heads).



- Parameters:  $12Nd^2 + Vd$
- Forward activations:  $9BLd + 2BhL^2$  per layer
- Backpropagation:  $\sim 2 - 3 \times$  activations + gradients + optimizer states

**Example (d=2048, N=24, L=1024, B=8, h=16, V=50k):**


- Parameters:  $\approx 1.31B$  ( $\approx 2.4$  GB in FP16,  $\approx 21$  GB with Adam states)
- Forward activations:  $\approx 18.7$  GB
- Backprop:  $\approx 40-75$  GB

Lesson 3: Data processing is cheap, data storage is slow

*–Tom Jerry*




# The Importance of Staying Local



Registers / shared memory (fast, small) →  
global DRAM (slow, huge)

The energy to fetch a word from DRAM can  
equal 100–1000 MAC operations!



# GPU Memory Hierarchy & Optimization Techniques



The GPU software stack aggressively utilizes locality, reuse, fusion, quantization, and overlap to minimize global memory traffic.


*“A supercomputer is a device for turning compute-bound problems into I/O-bound problems.”*

Ken Batchers\*



# Supernode

## NVIDIA DGX Vera Rubin NVL72




### NVIDIA Vera Rubin NVL72


AI supercomputer for the next generation of AI

NVFP4 Inference	3.6 EFLOPS	<b>5x Blackwell</b>
NVFP4 Training	2.5 EFLOPS	<b>3.5x</b>
LPDDR5X Capacity	54 TB	<b>2.5x</b>
HBM4 Capacity	20.7 TB	<b>1.5x</b>
HBM4 Bandwidth	1.6 PB/s	<b>2.8x</b>
Scale-Up Bandwidth	260 TB/s	<b>2x</b>

## NVIDIA Rubin GPU Architecture



# Supernode



Key Capabilities - Huawei Ascend 910C Cloud Matrix 384 vs Nvidia GB200 NVL72

Chip and Package Level				
	Unit	GB200	Ascend 910C	Huawei vs Nvidia
BF16 dense TFLOPS	TFLOPS	2,500	780	0.3x
HBM capacity	GB	192	128	0.7x
HBM bandwidth	TB/s	8.0	3.2	0.4x
Scale Up Bandwidth	Gb/s uni-di	7,200	2,800	0.4x
Scale Out Bandwidth	Gb/s uni-di	400	400	1.0x
System Level				
	Unit	Nvidia GB200 NVL72	Cloud Matrix CM384	Huawei vs Nvidia
BF16 dense PFLOPS	PFLOPS	180	300	1.7x
HBM capacity	TB	13.8	49.2	3.6x
HBM bandwidth	TB/s	576	1,229	2.1x
Scale Up Bandwidth	Gb/s uni-di	518,400	1,075,200	2.1x
Scale Up Domain Size	GPUs	72	384	5.3x
Scale Out Bandwidth	Gb/s uni-di	28,800	153,600	5.3x
All-in System Power <sub>1</sub>	W	145,000	599,821	4.1x
All-in Power per BF16 dense FLOP	W/TFLOP	0.81	2.00	2.5x
All-in Power per memory bandwidth	W per TB/s	251.7	488.1	1.9x
All-in Power per memory capacity	kW/TB	10.5	12.2	1.2x


1. All-in System Power is total cluster power including scale-out networking, storage, etc.

Lesson 4: Bending the laws of physics, is that possible?


*–Tom Jerry*

# Modern Computing

- Transistors shrink, allowing more to fit on a silicon wafer, increasing computing power.
- Moore's Law predicts that microprocessor capabilities will double every 18-24 months.
- The trend has led to microprocessors with up to 100 billion transistors.




# Modern Computing



### Frequency (GHz)

Based on adjusted SPECint® results




Transistors got exponentially faster until the moment they didn't.

## How does Dennard scaling work?

- The total power used by a chip for a given area stays the same [🔗](#)
- The number of transistors doubles at a specific rate [🔗](#)
- The frequency increases by a certain percentage every two years [🔗](#)
- Both voltage and current scale down with length [🔗](#)


# Dennard Scaling



## Challenges

- However, Dennard scaling ignored "leakage current" and "threshold voltage", which establish a baseline of power per transistor. 
- Leakage power became problematic around 2005. 

# Post-Dennard Scaling



The alternative path is massive parallelism with many cores, doubles every two years, which however introduces the challenge to software development.



## AMD





## Intel



## Lesson 5: Who sells memory bandwidth better, CPU or GPU?

*–Tom Jerry*


# CPU: Battling for Single-Thread Performance in the Face of the Memory Wall



# GPU: Defying Moore's Law through massive parallelism



# CPU vs. GPU



CPU

Less than 20 cores  
1-2 threads per core  
Latency is hidden by large cache





GPU

512 cores  
10s to 100s of threads per core  
Latency is hidden by fast context switching




# Modern GPU

- Deep Learning
- Gaming & big data
- Computational Fluid Dynamics
- Computational Structural Mechanics
- Seismic Processing
- Bioinformatics
- Materials Science
- Molecular Dynamics
- Quantum Chemistry
- Computational Physics

<https://www.nvidia.com/en-us/accelerated-applications/>



# Defying Moore's Law




What is “Machine Learning Systems”

*–Tom Jerry*

# Three Pillars of ML



Decades long algorithmic research, big data, and scalable computing



# Notable AI models


# ML to DL

Training compute (FLOP)



- Language
- Vision
- Biology
- Games
- Speech
- Image generative
- Multimodal
- Robotics
- Video
- Other

# Transformer: 10<sup>7</sup> demand




# Computer Architect's View

The computer architect's role is to bridge the gap between hardware constraints and the computational needs of modern AI workloads by developing architectures that maximize efficiency, scalability, and performance.

- **Specialized AI accelerators:** Optimizing GPUs, TPUs, NPUs for ML computation.
- **Memory hierarchy design:** Improving HBM, cache optimizations, SRAM/DRAM bandwidth to handle the massive data movement required for ML training.
- **Interconnect innovations:** Enhancing NVLink, PCIe, InfiniBand, NVSwitch to scale large distributed training workloads across thousands of GPUs.
- **Power and efficiency trade-offs:** Designing low-power AI chips while maintaining high throughput for inference and training.


# Single-Chip Inference Performance - 1000X in 10 years





## Gains from

- Number Representation
  - FP32, FP16, Int8, **FP4**
  - (TF32, BF16)
  - ~16x, **32x**
- Complex Instructions
  - DP4, HMMA, IMMA
  - ~12.5x
- Process
  - 28nm, **16nm**, **7nm**, **5nm**, **4nm**
  - ~2.5x, **3x**
- Sparsity ~2x
- Die Size **2x**
- Model efficiency has also improved – overall gain > 1000x


Single-Chip Inference Performance - 1000X in 10 years



# Model Developer's View



# The other 1000x



It takes 20 GPUs to hold one copy of GPT4 model parameters

# Algorithm Designer's View



Machine Learning Algorithm Designer's View: How to design ML algorithms that are not only intelligent but also computationally efficient.

This includes:


- **Model efficiency techniques:** Quantization, pruning, knowledge distillation to reduce compute/memory footprint.
- **Data pipeline:** Techniques that cleans and tokenizes text, packs and shards it into optimized formats, streams it reliably, and monitors throughput to avoid wasted compute.
- **Training and inference optimization:** Techniques like parallel training, mixed-precision training, and batch scheduling to improve execution on real hardware.
- **Hardware-aware algorithm design:** Creating ML models that can efficiently run on modern architectures without excessive resource consumption.

# A Holistic View of Machine Learning Systems

Bridging the theoretical principles and practical implementation




Instead of treating ML as separate layers (algorithms, software, and hardware), we must view it as a vertically integrated stack.




**All the models look like graphs**

ChatGPT 3


# Machine Learning Systems as Graph Computing



Computation graph



Graph compiler



Graph mapping

# Machine Learning Systems

ML Sys. is the discipline of designing, implementing, and operating artificially intelligent systems across computing scales—from resource-constrained embedded devices to warehouse-scale computers.

It focuses on algorithm-software-hardware co-design to create systems that are efficient, scalable, and reliable for their deployment context.

It encompasses the complete lifecycle of AI applications: from requirements engineering and data collection through model development, system integration, deployment, monitoring, and maintenance.

# Survey

- Research interest: LLM, embodied AI/vision, AI Infra
- Academic background in ML: CUDA, ML compiler, LM training & inference

# Course Logistics

**Time:** Tuesday 9:30-12:15

**Location:** H3409

**Instructor:** Li Shang, Yuedong Xu


**Course components:** Lecture & guest lecture & research presentations

**Course evaluation:** class participation & discussion 25%, homework & paper reviews 25%, course project 50%


# Instructor

**Dr. Li Shang** is a Professor of School of Computer Science and artificial intelligence, Fudan University. He received his Ph.D. degree from Princeton University. He was the Deputy Director and Chief Architect of Intel Labs China, and an tenured Associate Professor of CU Boulder. His research interests include machine learning systems, embodied intelligence, VLSI&EDA, with over 200 publications, multiple best paper awards and nominations, and over 10000 citations. He was a recipient of NSF Career Award. He co-founded multiple startups, driving these companies from founding to profitability. At this moment, he is coaching a group of students to initiate a startup on always-on intelligence.

**Email:** [lishang@fudan.edu.cn](mailto:lishang@fudan.edu.cn)



# Co-Instructor



**徐跃东** 教授、香港中文大学博士、法国国家自动化与计算机研究院博士后

研究方向：分布式人工智能系统、多媒体网络

代表性论文：USENIX NSDI/ACM Mobihoc/ACM Mobisys/ACM CoNEXT/IEEE Infocom

- 上海唐君远教育基金会-教师君远奖
- 复旦大学 2022 届本科生 “我心目中的好老师” 提名奖
  - 日本大川基金会研究助成奖 (2019)
  - 上海市科技进步**一等奖** (排名第五)
- IEEE Transactions on Network Science and Engineering 期刊 Associate Editor
  - 国际会议 Mobihoc/ICNP/ICDCS/IJCAI 程序委员会委员

# Teaching Assistants



杨依风

23210240359@m.fudan.edu.cn




黄振东

zdhuang24@m.fudan.edu.cn

# DL Lifecycle


## Data flow, model training and deployment



Schedule	Topics
1	Introduction ML Sys Intro.
2-3	GPU Architecture Historical overview, GPU architecture Advanced features
4-5	CUDA Programming Fundamentals and architecture Management optimization and debugging Hands-on CUDA programming
6	ML Compilation DL compiler LLM compiler
7-9	Parallel Training LLM basics Parallelism Computation communication memory optimization
10-11	Inference LLM inference infra
11-12	Model Optimization Stability, Quantization Pruning & Sparsification
13	Data Data engineering
14	AI Acceleration AI accelerator Edge computing
15-16	Invited talks Industry experts

# GPU Architecture

- GPU: Architectural fundamentals
- Modern GPU architecture and deep learning
- Optimization Strategies in GPU Computing
- Advanced GPU Features and Future Directions




# GPU: Introduction and Historical Overview

- GPU evolution: From fixed-function accelerator to programmable processor.
- Early adoption in machine learning: The massive parallel nature suitable for linear algebra.
- GPU in the deep learning : Architecture evolution driven by rapid growth of deep learning.

Phase	Era	Key Features	Examples
<b>1</b> Hardwired GPU (Fixed-Function Graphics)	1980s – Early 2000s	- Specialized <b>fixed-function pipelines</b> for rendering - No programmability, only hardware-based transformations & rasterization	- <b>1981:</b> IBM CGA (First consumer graphics card) - <b>1999:</b> NVIDIA GeForce 256 (First GPU)
<b>2</b> Programmable GPU (Shader-Based Graphics Processing)	Early 2000s – 2010s	- <b>Vertex &amp; Pixel Shaders</b> introduced for <b>custom effects</b> - Unified Shader Architecture allows <b>software-defined rendering</b>	- <b>2001:</b> NVIDIA GeForce 3 (First programmable vertex shader) - <b>2006:</b> NVIDIA Tesla (First Unified Shader)
<b>3</b> GPGPU for AI/ML (General-Purpose GPU Computing)	2010s – Present	- <b>CUDA/OpenCL</b> enable <b>parallel computing</b> for AI, HPC - <b>Tensor Cores &amp; AI Accelerators</b> introduced	- <b>2007:</b> NVIDIA CUDA (GPGPU programming) - <b>2017:</b> NVIDIA Volta (First Tensor Cores for ML)


# Architectural Fundamentals for Machine Learning

- GPU many-core computing
  - Unified graphics and parallel computing
  - CUDA cores, tensor cores, SFU
  - Warp Scheduler & control logic
  - Interconnect Network
- GPU memory hierarchy and bandwidth
  - Global Memory, Shared Memory, Local/Private Memory, Register File
  - L1, L2 Cache, Texture and Constant Memory
- GPU programming model basics



# Modern GPU Architectures and Deep Learning


- From CUDA core to Tensor cores
- TensorFloat-32 (TF32) & Bfloat16 (BF16)
- Fine-grained structured sparsity
- Transformer engine
- Memory and interconnect advances
  - High-bandwidth memory (HBM)
  - NVLink and NVSwitch
  - Infiniband
- Multi-instance GPU (MIG)
- Specialized hardware vs GPUs




# Optimization Strategies in GPU Computing

- Understand the performance bottleneck
- Efficient utilization of GPU resources
  - Maximizing parallel workload
  - Memory access patterns
  - Algorithmic optimizations: mixed precision training, overlapping computation and data transfers
- Case study: Matrix Multiplication Optimization
  - Blocking/tiling for efficient memory access
  - Arithmetic intensity considerations


```
void matrixMultiplication ( float* A, float* B, float* C, int WIDTH)  
{  
    for (i → 0 : WIDTH)  
        for (j → 0 : WIDTH)  
            for (k → 0 : WIDTH)  
                a = Ai;  
                b = Bj;  
                sum += a * b;  
    Cij = sum;  
}
```





# CUDA Programming


- Part 1: CUDA fundamentals and architecture
- Part 2: Hands-on CUDA program development
- Part 3: Memory management and optimization
- Part 4: Debugging tools and advanced resources
- Part 5: Recap and Q&A



*CUDALink* is an application of the NVIDIA architecture stack.

# CUDA Programming

- Part 1: CUDA fundamentals and architecture
- Part 2: Hands-on CUDA program development
- Part 3: Memory management and optimization
- Part 4: Debugging tools and advanced resources
- Part 5: Recap and Q&A



Typical CUDA program cycle.

# Deep Learning Compiler: The old days

- The MxN problems for model deployment
  - Increasing models and hardware backends
  - DNN programs struggle with memory footprints/execution efficiency
- Milestones for deep learning compilers
  - Halide: compute-schedule separation, but in graphics
  - TVM: the first demo of deep learning compilers
  - Anso: the first demo of auto-schedulers for kernel optimization
  - Roller & Welder: tile-based operator fusion and code generation



# Deep Learning Compiler: The old days

**TVM: The First Demo of Deep Learning Compilers:** TVM, an end-to-end deep learning compiler stack, marked its debut as a pioneering framework for optimizing deep learning models across diverse hardware (e.g., CPUs, GPUs, accelerators) with its first demonstration in 2018. It introduced graph-level and operator-level optimizations, such as high-level operator fusion, memory latency hiding, and hardware-specific code generation, showcasing its ability to outperform frameworks like TensorFlow by automating performance portability for deep learning workloads, starting with its initial release and demonstrations on server-class GPUs, embedded devices, and FPGAs.

# Deep Learning Compiler for LLM

**Triton**, an open-source Python-like language by OpenAI, simplifies GPU programming, enabling efficient, high-performance kernel development for AI/ML workloads with minimal expertise, often outperforming PyTorch equivalents by 2x.

OpenAI's GPU programming framework (Python DSL)

Write NumPy-like code, compile to high-performance GPU kernels

Why Triton?

- CUDA is powerful but complex; Triton makes it simple
- Optimized for deep learning primitives (matmul, softmax, layer norm)
- Integrated into PyTorch 2.0 via TorchInductor

# Deep Learning Compiler for LLM

CuTile, Triton, and TileLang are all high-level, Python-based programming models designed to simplify GPU kernel development by abstracting away low-level thread-level operations in favor of "tile-based" operations. While they share a similar mental model—dividing data into multidimensional blocks (tiles) and processing them in parallel—they differ significantly in their level of hardware control, compiler backends, and optimization strategies.

Feature 	CuTile	Triton	TileLang
<b>Primary Goal</b>	Simplified, portable CUDA programming.	High-level abstraction for ML kernels.	Fine-grained control with high productivity.
<b>Memory Management</b>	Automatic memory movement and synchronization.	Implicit memory and parallelism management.	Explicit control over memory hierarchy (SRAM, registers).
<b>Hardware Targets</b>	Strictly NVIDIA (requires CUDA 13.1+).	Multi-vendor (NVIDIA, AMD, Intel).	Multi-vendor (NVIDIA, AMD).
<b>Optimization</b>	Fully automated by Tile IR compiler.	Expert parameterization required for peak performance.	Decouples dataflow from scheduling via primitives.

# Deep Learning Compiler for LLM

CuTile, Triton, and TileLang are all high-level, Python-based programming models designed to simplify GPU kernel development by abstracting away low-level thread-level operations in favor of "tile-based" operations. While they share a similar mental model—dividing data into multidimensional blocks (tiles) and processing them in parallel—they differ significantly in their level of hardware control, compiler backends, and optimization strategies.

Feature 	CuTile	Triton	TileLang
<b>Primary Goal</b>	Simplified, portable CUDA programming.	High-level abstraction for ML kernels.	Fine-grained control with high productivity.
<b>Memory Management</b>	Automatic memory movement and synchronization.	Implicit memory and parallelism management.	Explicit control over memory hierarchy (SRAM, registers).
<b>Hardware Targets</b>	Strictly NVIDIA (requires CUDA 13.1+).	Multi-vendor (NVIDIA, AMD, Intel).	Multi-vendor (NVIDIA, AMD).
<b>Optimization</b>	Fully automated by Tile IR compiler.	Expert parameterization required for peak performance.	Decouples dataflow from scheduling via primitives.

# Deep Learning Compiler for LLM

## CUDA-L2: Surpassing cuBLAS Performance for Matrix Multiplication through Reinforcement Learning

Songqiao Su, Xiaofei Sun, Xiaoya Li, Albert Wang, Jiwei Li and Chris Shum

**DeepReinforce Team**

 [github.com/deepreinforce-ai/CUDA-L2](https://github.com/deepreinforce-ai/CUDA-L2)

CUDA-L2 demonstrates that LLM-guided reinforcement learning can outperform even NVIDIA's heavily engineered libraries (cuBLAS and cuBLASLt) on half-precision GEMM (HGEMM) kernels across 1000 different (M, N, K) configurations. Its core finding is that an LLM, when trained with execution-time rewards, profiling signals, and contrastive feedback, can autonomously discover hardware-optimized strategies that human experts rarely explore due to the vastness of the search space.


# Parallel training

## Fundamentals of Large Model Training


- Review of large-scale neural network training processes
- Introduction to Transformer model training
- Overview of software systems for large model training

## Collective Communication for Large Model Training

- Basics of collective communication
- Important collective communication primitives
- Optimization of reduction (Reduce) and all-to-all collective communication



# Parallel training



## Multi-Dimensional Parallelization in Large Model Training

- Data parallelism, tensor parallelism, pipeline parallelism
- Expert parallelism, sequence parallelism, context parallelism


## Memory Optimization and Acceleration in Large Model Training

- Re-computation methods
- Memory optimization techniques for data parallelism
- Typical methods for overlapping computation and communication

# LLM Inference infra Preliminary

- Challenges
  - Generative Model: Prefill and Decode, KV Cache
  - Resource: Computation-bound and Memory-bound
  - Service Level Objectives
- Modeling
  - Architect: MoE (Mixture-of-experts) and its variants.
- Distributed System
  - Parallism: Tensor-Pipeline-Expert Parallelism
  - Concurrency: Batching, Caching

Batching strategies for LLM inference



# Announcing Vera Rubin NVL144 CPX

\$5B Revenue for every \$100M invested

VR NVL144 CPX



**8 EF NVFP4**

7.5x GB300 NVL72

**1.7 PB/s Memory**

3x


**100 TB Fast Memory**

2.5x



**Availability**

End 2026

VR NVL144 CPX  
Compute Tray




# HBM vs DDR7 (Relative Comparison)




# DL Lifecycle

## Data flow, model training and deployment



# DATA-OPTIMAL (CHINCHILLA) MODEL HEATMAP

DEC/  
2023



Selected highlights only. Mostly to scale. Informed estimates for Palm 2, GPT-4, and Gemini. Alan D. Thompson. November 2022, major update December 2023. <https://lifearchitect.ai/>



LifeArchitect.ai/chinchilla

# Data

## 1. **Pre-training:** Large-scale, diverse, noisy, redundant, and heterogeneous mixtures

- Scale over quality (billions to trillions of tokens).
- Tolerance for noise and redundancy since the goal is broad coverage and representation learning.
- Balance across modalities and domains to avoid collapse into narrow expertise.

## 2. **Continued Pre-training (CPT):** Domain-specific or task-oriented corpora (e.g., biomedical papers, legal documents, scientific code).

- Cleaner, higher-quality data compared to raw pretraining corpora.
- Sufficient size to shift model distribution but not necessarily at web scale.
- Designed mixtures to avoid catastrophic forgetting of general knowledge.

## 3. **Post-training (Fine-tuning & Alignment):** High-quality, curated, labeled, or human-annotated datasets.

- Quality >> Quantity.
- Human-in-the-loop or synthetic data with strict filtering.
- Bias and safety considerations are crucial.

## 4. **Test-time Compute (Test-time Adaptation / Inference-time Optimization):** Input-specific or instance-specific context

- Small but **highly relevant** context windows or retrieval sets.
- Dynamic, real-time adaptation (e.g., chain-of-thought, self-consistency sampling, retrieval-augmented generation).
- Not stored long-term but generated/collected on-the-fly during inference.

# Beyond Performance

**Stability:** The fundamentals of LLM training stability, techniques to ensure training stability.

**Privacy:** Techniques to protect user data and prevent unauthorized data leakage during training and inference.

**Safety:** Robust content filtering and guardrails to minimize harmful outputs, such as misinformation or toxic content, ensuring safe interactions.

**Security:** Strengthen LLM security by using encryption, secure APIs, and adversarial testing to safeguard against attacks like model inversion or data poisoning.

**Responsibility:** Transparent development practices and bias mitigation strategies to ensure fair and ethical model behavior across diverse users.

**Sustainability:** Optimizing training efficiency, reducing energy consumption, and leveraging carbon-neutral hardware to minimize environmental impact.



用户数据，无所遁形

**Nick Dobos** @NickADobos

Siri can read EVERY piece of data on your phone (for apps that opt in)

The diagram illustrates the 'On-device intelligence stack'. At the top, 'Systemwide experiences' includes Siri, Writing Tools, and Image Playground. Below this is the 'Apps' layer. The core of the stack consists of a 'Semantic index' and an 'App intents toolbox', both of which are circled in red. These two components are connected to 'On-device models' for 'Language' and 'Image' via bidirectional arrows. The entire stack is labeled 'On-device intelligence stack' at the bottom.

6:11 AM · Jun 11, 2024 · 312.5K Views

**Elon Musk** @elonmusk

Subscribe

If Apple integrates OpenAI at the OS level, then Apple devices will be banned at my companies. That is an unacceptable security violation.

4:35 AM · Jun 11, 2024 · 101.1M Views

27K 85K 548K 27K

Post your reply Reply

**Elon Musk** @elonmusk · Jun 11


And visitors will have to check their Apple devices at the door, where they will be stored in a Faraday cage

3K 6.9K 80K 6.8M

# OpenClaw

**Summer Yue** @summeryue0 · 22小时  
Nothing humbles you like telling your OpenClaw “confirm before acting” and watching it speedrun deleting your inbox. I couldn’t stop it from my phone. I had to RUN to my Mac mini like I was defusing a bomb.

没有什么比你告诉你的 OpenClaw“行动前需确认”，然后眼睁睁看着它速通式清空收件箱更让人谦卑的了。我无法通过手机阻止它，只能像拆弹一样冲向我的 Mac mini。



1,830 2,821 1.3万 722万

**Peter Yang** @petergyang · 22小时  
what did you ask it to do exactly


你到底让它具体做什么了

2 2 155 25万


**Summer Yue** @summeryue0 · 20小时  
I said “Check this inbox too and suggest what you would archive or delete, don’t action until I tell you to.” This has been working well for my toy inbox, but my real inbox was too huge and triggered compaction. During the compaction, it lost my original instruction 🤔

我说的是：“也检查这个收件箱，并建议你归档或删除哪些邮件，在我告诉你之前不要执行操作。”这在我的测试收件箱里一直运行良好，但我的真实收件箱太大了，触发了压缩处理。在压缩过程中，它丢失了我最初的指令 🤔

71 105 1,544 31万



# Towards Edge Intelligence




Source: ABI Research: TinyML

	Cloud AI (NVIDIA V100)	➔	Mobile AI (iPhone 11)	➔	Tiny AI (STM32F746)	← gap →	ResNet-50	MobileNetV2	MobileNetV2 (int8)
<b>Memory</b>	16 GB	4×	4 GB	3100×	320 kB	← gap →	7.2 MB	6.8 MB	1.7 MB
<b>Storage</b>	TB~PB	1000×	>64 GB	64000×	1 MB	← gap →	102MB	13.6 MB	3.4 MB


# Model Optimization

- **Quantization / Data Formats:** FP16, BF16, FP8, FP4, INT8 to cut memory & compute.
- **Pruning:** Remove redundant weights/neurons to shrink model and FLOPs.
- **Low-Rank Approximation:** Factorize weights (e.g., LoRA, SVD) for fewer parameters.
- **Knowledge Distillation:** Train compact student model with teacher outputs.
- **KV Cache Compression:** Compress key–value caches for long-sequence inference.
- **Latent Space Dimension Reduction:** Reduce hidden dimensions to save memory.
- **Operator Fusion & Graph Optimization:** Fuse kernels to improve locality and throughput.

# Embodied Intelligence





Humanoid Robotics



Automated Driving

# AI Acceleration: Beyond GPU

- Nvidia: GPUs+CUDA
- Cerebras: Go big with wafer-scale engines
- GraphCore: In-house software stack + multi-threaded dataflow execution
- Reconfigurable dataflow: wave computing, SambaNova, SimpleMachines
- Hailo: Efficient Dataflow for edge inference
- Systolic Arrays+VLIW: TPUV1, Groq, and Habana
- RISC-based AI Accelerators: Esperanto and TensTorrent
- LightMatter: Photonics-based Analog Computing



Why is ML Sys. relevant?

*–Tom Jerry*